This paper presents the present and future trends of hardware architecture design for image and video coding. Fundamental design issues are discussed with particular emphasis on efficient dedicated implementation. Hardware architectures for MPEG-4 video coding and JPEG 2000 still image coding are reviewed as examples, and special approaches exploited to improve efficiency are identified. Further perspectives are also presented to address the challenges of hardware architecture design for future image and video coding.
INTRODUCTION
Due to advances in image and video coding algorithms as well as in very large scale integration (VLSI) technology, diverse and interesting visual experiences have been brought to human daily life, A number of international standards have contributed to the great success of image and video coding applications. Still image compression applications, such as digital still cameras, are covered by the lSO/IEC JPEG standards, both the current JPEG and the emerging JPEG 2ooO. The present MPEG-1 and MPEG-2 of ISOnEC MPEG standards are used for video storage and playhack. digital T V broadcast, and video-on-demand applications, while the emerging MPEG-4 intends to cover wide-ranging multimedia communications applications. Video communications applications, such as video telephony and video conference, are regulated by the ITU-T H.26X standards, including early-stage H.261, present H.263, and the new generation H.264lAVC.
The availability of low-cost and low-power hardware with sufficiently high performance is essential for the popularization of image and video coding applications. Thus, efficient hardware implementations in VLSI are of vital importance. However, image and video coding algorithms are characterized by very high computational complexity. Real-time processing of multi-dimensional image and video signal involves operating continuous data streams of huge volumes. Such critical demands cannot be fulfilled by conventional hardware architectures without specific adaptation. Therefore, special architectual approaches, are indispensable for efficient hardware solutions to meet real-time constraints with desired low cost and low power.
Since emerging MPEG-4 and JPEG 20CQ are capable of offering both improved coding efficiency and additional functionalities beyond present standards, these advanced features further increase the computational complexity and consequently pose challenges for hardware architecture design. This paper presents the present and future trends of hardware architecture design for image 0-7803-8637-X/04/%20.00~2004 EEE.
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and video coding, primarily focusing on emerging MPEG-4 and JPEG 2000. An overview of fundamental design issues is given in Section 11. Hardware architectures for MPEG-4 video coding and JPEG 2000 still image coding are reviewed as examples in Sections 111 and IV, respectively. Finally, the further perspectives in Section V are presented to address the challenges of hardware architecture design for future image and video coding.
FUNDAMENTALS OF HARDWARE ARCHITECTURES
Efficient dedicated hardware implementations for image and video coding rely on the thorough analysis of target algorithms and the exploitation of special computational characteristics inherent in the algorithms. The design goal is to achieve a dedicated system architecture with the highest degree of adaptation. The design approach is to perform the mapping of individual tasks onto different module architectures, and then to optimize each module architecture in terms of performance, area, and power constraints.
In addition to module architectures, a complete system architecture also includes memory architecture and interconnect architecture. As image and video coding algorithms involve a large amount of data computation, during processing continuous data streams in huge volumes, a large amount of data communication is also incurred in two aspects. The first is the data access through the frame buffer, which is mainly dominated by the memory architecture; and the other is the data access between different module architectures and the memory architecture, which is mainly dominated by the interconnect architecture. Data communication has already become a bottleneck for complete system architectures and has a significant impact on the overall system performance and power consumption. Below, special architectural approaches with regard to memory architecture and interconnect architecture are discussed.
Data access through the frame buffer is a slow and powerconsuming process, and two architectural approaches can be applied to relieve this problem. The first approach is to adopt special local memory buffers. Because data access patterns of most tasks of image and video coding are predictable, and there are also major concern for integration. Due to the advances in VLSI technology, various designs have already integrated embedded DRAM or SRAM as on-chip frame buffer to solve the data access problem. In addition to memory architecture. the interconnect architecture that communicates data between different module architectures and the memory architecture is another key factor for data communication. In-depth understanding of the intermodule communication patterns is essential to design an efficient interconnect architecture, which can provide higher bandwidth and consume lower power. There is a trade-off between flexibility and efficiency of interconnect architecture. For example, the global bus provides higher flexibility but lower efficiency, whereas the dedicated data link with full adaptation IO specific algorithm provides the highest efficiency but without flexibility,
HARDWARE ARCHITECTURES FOR MPEG-4
In this section, several ofthe most representative designs forMPEG- Hashimoto et al. [3] present the first MPEG-4 video codec design with the support of core profile. Similar to [I] . several dedicated module architectures are adopted for computation-intensive MEIMC, DCTIlDCT, VLCNLD, padding, and shape decoding, while a programmable DSP is used for other tasks. The embedded DRAM is integrated to reduce the U 0 power consumption, and special local memory buffers are adopted to reduce the data access through frame buffer. A global bus is used as the interconnect architecture for higher flexibility, This chip consumes 9omW at 54MHz for simple profile QCIF 15 frameslsec encoding and decoding or core profile CIF 15 frameslsec decoding. Rather than embedded DRAM, the embedded SRAM is integrated as the frame buffer for ease of future system-on-a-chip integration. Due to the elimination of unnecessary modules from previous design [3] , this chip consumes only 11. ImW at 27MHd54MHz for simple profile QClF 15 framedsec decoding.
A highly efficient MPEG-4 video codec design with full adaptation approach is proposed by Nakayama et al. [51, as shown in Fig. 2 . Dedicated module architectures are adopted for all coding tasks including codec control. In addition, the dedicated data link is used as the interconnect architecture for maximum data communication efficiency. The data access and the size of local memory buffers are reduced due to the adoption of dedicated data link. The ME adopts a fast scene-adaptive search algorithm with search range of -15.5/+15.5. As a consequence of full adaptation, this chip consumes only 29mW at 13.5MHz for simple profile CIF 15 framedsec encoding and decoding. I I . .
Fig. 2. Fujitsu MPEG-4 video codec architecture
Completely different from previous designs, Stolberg el al. [7] present a fully programmable multicore system-on-a-chip, comprised of a Idway SIMD DSP core with a 2-D matrix memory, a 64bit VLlW DSP core with subword parallelism, and a 32-bit RISC core. These programmable cores are connected with a global bus, and special local memory buffers are adopted to communicate data between each other. This chip consumes 3.5W at 145MHz for advanced simple profile D1 25 framedsec decoding or simple profile DI 25 framedsec encoding. Table I shows the comparison of several architecture parameters of the aforementioned system architectures, and Table 2 shows the comparison of several chip parameters of these two architectures. From these tables, three trends can be summarized as follows. First, except for the fully programmable solution [7] , the specification of MPEG-4 video codec designs has increased year by year with reasonable power consumption. Second, the integration of embedded DRAM or SRAM as the frame buffer has become the mainstream. Finally, fast search algorithms for ME are adopted by most designs due to stringent power constraints.
HARDWARE ARCHITECTURES FOR JPEG 2000
In In order to oboin highly efficient hardware solutions. all of the system architectures adopt several dedicated module architectures for computation-intensive tasks such as DWT, EBCUT %er-I, and quantization. The complete system architectures [9, 8. IO, I I . 121 also include dedicated module architectures for EBCOT Tier-2 with rate control. As for memory architecture, all system architectures heavily rely on various special local memory buffers in order to effectively reduce the large amount of data access through offchip frame buffer. In addition, the dedicated data link is adopted as the interconnect architecture for all system architectures to achieve highly efficient data communication. Below, three selected designs are discussed in detail, and the comparisons of architecture parameters and chip parameters are also made.
Amphion [I41 reports a JPEG 2000 codec hardware accelerator design, as shown in Fig. 3 . In order to increase the throughput, three entropy codecs are adopted to encode or decode three code blocks in parallel. This design can achieve 60/20 Msamples/sec encoding/decoding rate at I80MHr operating frequency.
A complete JPEG 2000 image processor system-on-a-chip is proposed by Yamauchi et al. [9] . It uses block-based 2-D DWT to minimize the size of local memory buffers for DWT, but comes with increased data access. For EBCOT Tier-I, it encodes two hit-planes, three coding passes, and four symbols in parallel to increase the throughput by a factor of 24 compared with the conventional approach. As a result of these techniques, this chip can encode 20.7 Msampledsec at 27MHz. In addition, a one-pass code size controlling method is used to predict the code size for rate control. Fig. 4 . Unlike conventional architectures, this architecture does not require any code block memory due to the use of parallel EBCOT Tier-1 architecture. This design is fully pipelined, and the throughput rate is equal to the operating frequency. Another important feature of this design is the Rate-Distonion Optimized (RD Opt.) controller for rate control, which realizes the pre-compression ratedistortion optimization algorithm. By using this algorithm, redundant computation and data access, as well as hitstream buffer are eliminated, which leads to low power and small area. Table 3 shows the comparison of several architecture parameters of 811 system architectures. Among these parameters. the tile size may be the most important, since it affects the architectures for DWT. Line-based 2-D DWT can minimize the off-chip data access, but it requires a large-size on-chip memory. which is proportional to the tile size. On the other hand, the memory size is irrelevant to tile size for block-based 2-D DWT. Thus, block-based 2-D DWT is preferred for designs with large tile size. The DWT filter type and decomposition level as well as EBCOT Tier-I code block size have some effects on coding efficiency. The 9/7 filter requires more processing elements than the 5/3 filter, while higher decomposition level and larger code block size lead to larger memory size. Table 4 compares several chip parameters of actually implemented system architectures. It is readily seen that the throughput of Fang's architecture is equal to the operating frequency. More-over, the area of Fang's architecture is also the smallest since it uses parallel EBCOT Tier-l architecture. In other architectures, parallel processing of code blocks, which leads to large area, is used to increase the throughput. Another way to increase the throughput is to raise the operating frequency. However, this would result in higher power consumption. 
FURTHER PERSPECTIVES
Although the emerging MPEG-4 and JPEG Zoo0 are capable of providing improved coding efficiency and additional functionalities, the demands on much better coding efficiency and much richer functionalities for image and video coding applications are ever-increasing. Therefore, advanced coding algorithms are continuing to be developed vigorously, and the standardization of new generation coding standards will keep emerging. In order to provide better coding efficiency and richer functionalities, more complicated coding tools must be adopted by advanced coding algorithms. which will further inevitably increase the computational complexity. Even if the advances in VLSl technology continue to provide more processing capability without increased hardware cost and power consumption. there is still a strong need to explore highly efficient hardware architectures for future image and video coding.
For example, the new generation H.264/AVC video coding standard provides a significant improvement in coding efficiency compared with various preceding standards. It can achieve essentially the same reproduction quality as previous standards, while typically requiring 60% or less of the bit-rate. However, the improvement in coding efficiency by H.264lAVC comes, not surprizing, with a high degree of computational complexity. An estimation reports that the complexity of H.264/AVC encoder grows an order of magnitude higher than that of the MPEG-4 encoder [151. Even with highly optimized encoder implementation, the complexity of H.264/AVC is still about 3.4 times more than that of H.263 [161. Therefore, this advanced video coding standard has a significant impact on computational complexity, and it will consequently present new challenges for hardware architecture design. Special architectural approaches introduced by this paper are also applicable to future image and video coding. Exploiting these approaches in a more efficient way is a critical factor to cope with the new challenges.
